Bültmann & Gerriets
On-Chip ESD Protection for Integrated Circuits
An IC Design Perspective
von Albert Z. H. Wang
Verlag: Springer US
Reihe: The Springer International Series in Engineering and Computer Science Nr. 663
Gebundene Ausgabe
ISBN: 978-0-7923-7647-7
Auflage: 2002
Erschienen am 31.01.2002
Sprache: Englisch
Format: 241 mm [H] x 160 mm [B] x 23 mm [T]
Gewicht: 653 Gramm
Umfang: 324 Seiten

Preis: 235,39 €
keine Versandkosten (Inland)


Dieser Titel wird erst bei Bestellung gedruckt. Eintreffen bei uns daher ca. am 12. Oktober.

Der Versand innerhalb der Stadt erfolgt in Regel am gleichen Tag.
Der Versand nach außerhalb dauert mit Post/DHL meistens 1-2 Tage.

klimaneutral
Der Verlag produziert nach eigener Angabe noch nicht klimaneutral bzw. kompensiert die CO2-Emissionen aus der Produktion nicht. Daher übernehmen wir diese Kompensation durch finanzielle Förderung entsprechender Projekte. Mehr Details finden Sie in unserer Klimabilanz.
Klappentext
Biografische Anmerkung
Inhaltsverzeichnis

This comprehensive and insightful book discusses ESD protection circuit design problems from an IC designer's perspective. On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective provides both fundamental and advanced materials needed by a circuit designer for designing ESD protection circuits, including:
Testing models and standards adopted by U.S. Department of Defense, EIA/JEDEC, ESD Association, Automotive Electronics Council, International Electrotechnical Commission, etc.
ESD failure analysis, protection devices, and protection of sub-circuits
Whole-chip ESD protection and ESD-to-circuit interactions
Advanced low-parasitic compact ESD protection structures for RF and mixed-signal IC's
Mixed-mode ESD simulation-design methodologies for design prediction ESD-to-circuit interactions, and more!
Many real world ESD protection circuit design examples are provided. The book can be used as a reference book for working IC designers and as a textbook for students in the IC design field.



Albert Z.H. Wang received his PhD in Electrical Engineering from The State University of New York at Buffalo in 1995. After working for National Semiconductor Corporation in Santa Clara, CA, as a Staff R&D Engineer, he joined the Electrical and Computer Engineering Department at Illinois Institute of Technology in 1998. His research interests and publications center on analog, mixed-signal, RF and SoC IC design, on-chip ESD protection circuit design, IC CAD, and other closely related subjects.



ESD Test Models.- ESD Protection Device Solutions.- ESD Protection Circuit Solutions.- Advanced ESD Protection.- ESD Failure Analysis and Modeling.- Layout and Technology Influences on ESD Protection Circuit Design.- ESD Simulation-design Methodologies.- ESD-circuit Interactions.- Conclusion Remarks and Future Work.


andere Formate
weitere Titel der Reihe